



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

**\*BIBDATASHEET\***

Bib Data Sheet

CONFIRMATION NO. 6723

SERIAL NUMBER 10/717,370	FILING DATE 11/19/2003  RULE	CLASS 117	GROUP ART UNIT 1765	ATTORNEY DOCKET NO. 62603 CON2
-----------------------------	---------------------------------------	--------------	------------------------	--------------------------------------

**APPLICANTS**

Robert J. Mears, Wellesley, MA;  
Jean Augustin Chan Sow Fook Yiptong, Waltham, MA;  
Marek Hytha, Brookline, MA; Scott A. Kreps, Southborough, MA;  
Ilija Dukovski, Newton, MA;

**\*\* CONTINUING DATA \*\*\*\*\***

This application is a CON of 10/647,061 08/22/2003 PAT 6,830,964  
which is a CIP of 10/603,696 06/26/2003 ABN  
and is a CIP of 10/603,621 06/26/2003

**\*\* FOREIGN APPLICATIONS \*\*\*\*\***

IF REQUIRED, FOREIGN FILING LICENSE GRANTED \*\* SMALL ENTITY \*\*  
\*\* 03/03/2004

Foreign Priority claimed <input type="checkbox"/> yes <input checked="" type="checkbox"/> no	STATE OR COUNTRY MA	SHEETS DRAWING 9	TOTAL CLAIMS 28	INDEPENDENT CLAIMS 2
---	---------------------------	------------------------	-----------------------	----------------------------

35 USC 119 (a-d) conditions met ☐ yes ☒ no ☐ Met after Allowance

Verified and Acknowledged                      Examiner's Signature Initials

**ADDRESS**  
Christopher F. Regan  
Allen, Dyer, Doppelt, Milbrath, Gilchrist, P.A.  
P.O. Box 3791  
Orlando, FL  
32802-3791

**TITLE**  
Method for making semiconductor device including band-engineered superlattice

FILING FEE	FEES: Authority has been given in Paper	<input type="checkbox"/> All Fees <input type="checkbox"/> 1.16 Fees ( Filing ) <input type="checkbox"/> 1.17 Fees ( Processing Ext. of
------------	---	---